Recently MeroSpark is lunched with more features and services, now you can ask your question, sell your books, share your notes and many more. Visit now and create your account to take full advantage of MeroSpark.

Digital System Design – Syllabus | Sixth Semester | BSc.CSIT (TU)

Download our Android App from Google Play Store and start reading Reference Notes Offline.

digital system designCourse Syllabus | BSc.CSIT
Digital System Design
Sixth Semester | Third Year
Tribhuvan University (TU)

Course Title: Digital System Design
Course no: CSC-359
Credit hours: 3
Full Marks: 70+10+20 | Pass Marks: 28+4+8
Nature of course: Theory (3 Hrs.) + Lab (3 Hrs.)
Course Synopsis: This course introduces the concepts of VLSI design and testing
Goal: The course objective is to provide ample knowledge on digital design process with the VLSI design procedures and to enhance the knowledge of hardware design applying subsystem design with VHDL and FPGA.

Course Contents:

Unit 1.Introduction [5 Hrs.]
Digital Systems and Integration, Electronic Design Automation, IC Manufacturing, Logic Families, IC Design Techniques, IC characteristics: fan-out, power dissipation, propagation delay, and noise margin of TTL and CMOS integrated circuit logic devices

Unit 2.Logic Manipulation [5 Hrs.]
DeMorgan’s Theorem, Canonical Forms, Minterm and Maxterm, implicant, prime implicant, K-Maps, Quine-McCluskey Method.

Unit 3. Application Specific Devices [8 Hrs.]
PROMs and EPROMs, Programmable Array Logic (PAL), Programmed Logic Array (PLA), Gate Arrays, Programmable Gate Array, Full Custom Design.

Unit 4.State Machine and Design [7 Hrs.]
Mealy and Moore machines, state transition tables and diagrams, algorithmic state machine charts, Synchronous State Machine Design, Design of Input Forming Logic and Output Forming Logic of state machine.

Unit 4.VLSI Design [8 Hrs.]
Transistor and Layouts, Fabrication Process, Design Rules, Layout design and tools, Logic Gates, Combinational logic Networks and Design, Sequential Systems and Design, Subsystem Design, Various Floorplanning Methods, Off-Chip Connections.

Unit 5. Testing [6 Hrs.]
Testing and Verification, Testing logic circuits, Combinational gate testing, Combinational network testing, Sequential Testing, Test vector generation, fault, fault model and fault detection, SA0, SA1, Design for Testability.

Unit 6.Hardware Description Languages [6 Hrs.]
VHDL and its use in programmable logic devices (PLDs) like FPGA

Text / Reference books:
1. Wolf, Wayne, Modern VLSI Design-Systems on Silicon , Third Edition, Pearson
2. Comer, David J. Digital Logic State Machine Design, Third Edition, Oxford University Press
3. Ashenden, Peter J., The Student’s Guide to VHDL, Morgan Kaufman

(Visited 112 times, 1 visits today)

Posted By : Digvijay | Comment RSS | Category : Sixth Semester, Syllabus
Tag :

Post a Comment

Your email is never published nor shared. Required fields are marked *


Wordpress DMCA
Community | Toolbar | Android App | Founder/Developer : Hari Prasad Chaudhary | CSIT Portal Manager : Digvijay Chaudhary